International Journal of Pure and Applied Mathematics
Volume 117 No. 21 2017, 621-630
ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version)
url: http://www.ijpam.eu
Special Issue

A Review on Design and Implementation of Sigma Delta Converter for Neural Recording Implants

[1]Anil Kumar Sahu and [2]Sapna Soni

[1]Department of Electronic and Telecommunication,

SSTC, Bhilai, CSVTU University, Chhattisgarh, India.

anilsahu82@gmail.com

[2]SSGI(FET), Bhilai, CSVTU University, Chhattisgarh, India.

mesapna93@gmail.com

Abstract

Downsized neural distinguishing microsystem has ended up being dynamically basic for brain work examination. Progress in remote and microsystems advancement have presented new devices that can clearly interface with the central tactile framework for enabling and also watching neural equipment. In this paper, we have review a ultra low-control sigma-delta easy to-automated converter (ADC) proposed for use into huge scale multi-channel neural record embeds. An inductively filled 32-channel remote joined neural record (WINeR) structure on-a-chip (SoC) to be in the long run used for no less than one little uninhibitedly acting animals. The inductive controlling is proposed to facilitate the animals from passing on unwieldy batteries used as a piece of various remote systems, and enables long narrative sessions. We have survey the WINeR structure uses time-division multiplexing close by a novel power arranging technique that reductions the current in unused low-tumult enhancers (LNAs) to cut the total SoC control usage. This proposed diagram, which gives a survey on 9 bits using a one-piece oversampled ADC, presents a couple of alluring features that contemplate an in-channel ADC contrive, where one sigma-delta converter is suited each channel, enabling change of flexible systems that would interface have the capacity to with different sorts of high-thickness neural microprobes. The proposed 11 bit ADC is reviewed in TSMC 90nm general propose (GP) CMOS development.

Index Terms: Neural Implants, sigma delta ADC, ultra low power, neural recording system, brain machine interface(BMI), brain Computer interface(BCI), LNA amplifier.

1. Introduction

There has been tremendous progress in the development of neural recording and processing technologies. A chronic electrode implants which an electronic device is implanted chronically in to the brain which is used to treat chronic brain disease[1]. Typically such system includes Bio signal which are amplified by the low noise amplifier circuit.

In this work we describe a set of circuits that record, amplify, filter and encode neural recording data[2-6]. To record neural signals we designed a standard low-noise amplifier (LNA) whose output is sent to drive a basic a-d-c modulator [8-10]. This has a wide range implementation in a low-power, low-noise CMOS amplifier for neural recording application.

The proposed ADC is designed to work with a 0.6-V supply voltage in order to decrease power consumption. Under such a low-supply voltage, the input transistors of the differential pairs of the several circuit blocks may work below the threshold level, and exhibit nonlinearity[11-15]. Therefore, a feed forward topology is used in the proposed design to minimize this effect.

2. Related Works

M. Rezaei et al. (2016), Introduced a ∑-Δ converter as in channel medium utilized as a digitalizing little intensification of mind motion for substantial scale implantation. The proposed configuration were created in 180nm CMOS innovation with working voltage of 0.6V to accomplished ultra low power utilization of the esteem 110 nW or accuracy of 9 bit. So finished all in this work figure of value of ADC converter is enhanced in the comparable application. The proposed configuration Figure 1. An Implantable Brain Computer Interface (BCI) was hearty again handled variety which made it appropriate for execution inside multi channel recording neural inserts. More finished SNDR (Dynamic scope of ∑-Δ modulator) is still less and in future it will be enhanced will propose expectation of plan parameter of operational speaker comparator circuit and switch capacitor [1]



Figure 1: An Implantable Brain Computer Interface (BCI)

[Rezaei et al. 2016]

Masoud Rezaei (2015), Exhibited another sigma delta modulator which is proposed to diminish control utilization and size in implantable bio-interfacing frameworks. An Opamp sharing procedure is utilized keeping in mind the end goal to process a few info successively. The proposed sigma delta modulator incorporates each information independently and stores the coordinated an incentive inside a committed capacitor. [2]

Mirbozorgi et al. (2015), introduced a novel, completely coordinated, low-control full-duplex handset (FDT) ,Figure 2.Block diagram of remote Receiver framework to help high-thickness and bidirectional neural interfacing applications (high-channel tally animating and recording) with lopsided information rates: higher rates are required for recording (uplink signals) than incitement (downlink signals). [3]



Figure 2: Block digram of wireless Recevier system

[Mirrbozorgi et al. 2015]

Zou et al. (2013), introduced a completely implantable 100-channel neural interface IC for neural action checking. It contains 100-channel simple account front-closes, 10 multiplexing progressive estimation enlist ADCs, advanced control modules and power administration circuits. This paper has shown a mili-watt 100-channel neural account interface IC. A double S/H framework design is proposed which expands the examining time of the ADC by 10 times and viably decreases the framework control by over half contrasted with the traditional multi-channel neural chronicle framework. A three-arrange simple chronicle chain was executed, which accomplishes ideal framework execution. [4]

LEE et al. (2010), introduced an inductively powered 32-channel remote integrated neural chronicle (WINeR) framework on-a-chip (SoC) to be at last utilized for at least one little openly carrying on creatures. The inductive powering is planned to Figure 3.Nural Recording framework on-chip for Rat soothe the creatures from conveying cumbersome batteries utilized as a part of different remote frameworks, and empowers long chronicle sessions. [5].



Figure 3: Neural Recording System-on-chip for Rat [Lee at al. 2010]

Roh et al. (2008), exhibited a 0.9-V 60-W delta-sigma modulator is planned utilizing standard CMOS 0.13-m innovation. The modulator accomplishes 83-dB dynamic range in a flag transmission capacity of 20 kHz with an inspecting recurrence of 2 MHz. The info nourish forward design is utilized to lessen the voltage swing of the integrators, which empowers low-control enhancers. [6]

Pavan et al. (2008), exhibited a plan thought for low power nonstop time∑ Δ Modulators. circuit configuration points of interest and estimation comes about for a 15 bit sound modulator are given. The converter composed in a 0.18 μm CMOS innovation, accomplishes a dynamic scope of 93.5 dB in a 24 KHz data transfer capacity and scatters 90μW from a 1.8V supply. [7]

Sha et al. (2015), exhibited a analog - to - digital converter (ADC) which represent the neural recording system. By utilizing two persistent circumstances incremental sigma-delta ADCs in a pipeline arrangement, the proposed ADC can accomplish high-determination without giving up the change rate. This two-advance engineering is likewise control effective, as the determination prerequisite for the incremental sigma-delta ADC in each progression is essentially casual. [8]

Tamer et al. (2016), displayed a plan procedure for a non concurrent Analog-to-Digital Converter (ADC) is exhibited. The proposed configuration holds a clock less level intersection inspecting strategy, and afterward applies a Wavelet Neural Network (WNN) method. Abnormal state re-enactment comes about are appeared for different ADC resolutions. The Signal to Noise and Distortion Ratio (SNDR) accomplished for 4-bitADC frameworks are displayed. [9]

Chen et al. (2016), exhibited a Miniaturized neural detecting small scale framework has turned out to be progressively critical for cerebrum work examination. Figure 4.Ultra high Neural Sensing Mico-System displayed a low voltage zone control productive 11-bithybrid simple to-advanced convertor (ADC) with self-adjustment for neural detecting application. To

lessen the aggregate sum of capacitance, the proposed mixture ADC is made out of 3 bit coarse-tune and 8 bit adjust with delay-lined based ADC and progressive guess enroll (SAR) ADC. [10]



Figure 4: Ultra high Neural Sensing Mico-System [Chen et al 2016]

Jill P.Card (2000), displayed a non specific dynamic control framework intended for use in semiconductor creation process control. The controller is intended for any group silicon wafer process that is keep running on gear having a high number of factors that are under administrator control. These controlled factors incorporate both hardware state factors, for example, control, temperature, etc. and the repair, substitution, or upkeep of gear parts, which cause parameter, float of the machine after some time. [11]

Gerwin et al. (2011), introduced a brain signal to pass on their expectation to a PC utilizing cerebrum brain computer interfaces (BCIs). BCI frameworks measure particular highlights of cerebrum movement and make an interpretation of them into control flags that drive a yield. The sensor modalities that have most generally been utilized as a part of BCI thinks about have been electroencephalographic (EEG) accounts from the scalp and single neuron chronicles from inside the cortex. [12]

Farzaneh et al. (2010), introduced a completely differential 128-channel incorporated neural interface. It comprises of a variety of 8 16 low-control low-commotion signal– recording and age circuits for electrical neural action observing and incitement, separately. The chronicle channel has two phases of flag enhancement and molding with and a completely differential 8-b segment parallel progressive estimation (SAR) simple to-advanced converter (ADC). The aggregate measured power utilization of each account channel, including the SAR ADC, is 15.5 W. [13]

Woradorn et al. (2011), introduced a ultra-low-power32-channel neural-recording incorporated circuit (chip) in a 0.18m CMOS innovation. The chip comprises of eight neural chronicle modules where every module contains four neural enhancers, a simple multiplexer, an A/D converter, and a serial programming interface. Every speaker can be modified to record either spikes or LFPs with a programmable pick up from 49– 66

dB. To limit the aggregate power utilization, a versatile biasing plan is used to change every speaker's information allowed amplifier to suit the foundation commotion at the chronicle site. [14]

Agah Ali et al. (2010), displayed an adjustment free, high-determination simple to-computerized converter intended for a bioluminescence sensor cluster utilizes incremental sigma-delta tweak to join the upsides of oversampling with an information multiplexing ability. The determination of incremental modulators can be enhanced altogether by methods for a strategy like broadened checking. In the approach proposed in this paper, simple to-computerized change is proficient with a two-advance process in which the lingering mistake from a moment arrange incremental ∑-Δmodulator is encoded utilizing a progressive estimate ADC. [15]

3. Proposed Work

Neural Recording Implants is utilized in a wide variety of driving low power CMOS technology and is commonly used to simulates the low power sigma-delta converter. It is a large scale neural recording implant techniques which produces a precise bit rate of 9 bits with a power consumption of 110 nW. The proposed work involves following steps: Figure 5. shows Block diagram of 1 bit sigma delta ADC and Figure 6. Proposed Sigma delta ADC and Figure 7. Proposed Four Input Comparator Using CMOS Technology.

1. The input message is feeded to the feed forward path which decreases the non linearity in the sigma-delta converter.
2. Now the feed forward sigma-delta converter is linked to the subtraction and integrator. By which a four-input latched comparator is designed with the help of integrator error signals and produces an output as Y(z)=out.

The implementation tools that can be used are:

Tanner

Method:



Figure 5: Block Diagram of 1 Bit Sigma Delta ADC



Figure 6: Proposed Sigma Delta ADC



Figure 7: Proposed Four Input Comprator Using CMOS Tecnology

4. Result and Discussion

After designing and implementation of neural recording implant, there would be some expected result:

1. Delivered power during implantation would be reduced.
2. Throughput would be improved.
3. Frequency would be maximized.
4. Complexity of the circuit would be reduced.
5. Real time operation would be done more precisely.

5. Conclusion and Future Work

In this paper, a high determination mixture ADC is evaluated and reviewed. The outline includes a coarse-tune delay-line based ADC and an adjust SAR ADC to diminish capacitor measure and accomplish 40% littler region than a customary SAR ADC. Self-coordinated power

administration including double voltage supply, power gating and multi-edge CMOS are utilized to decrease control utilization and encourage correspondence between voltage spaces. A self-alignment plot is utilized to make up for the capacitor improve accuracy. A FOM has been characterized and computed for a few announced outlines, and the proposed circuit review the best execution among comparative information converters. Corner recreations demonstrate that the proposed circuit is vigorous against process variety, which makes it appropriate for implantation inside a multi-channel recording neural embed.

References

[1] Razaei M., Maghsoudlo E., Sawan M., Gosselin B., A 110-nW in-channel sigma-delta converter for large-scale neural recording implants., 38th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC) (2016), 5741-5744.

[2] Shahrokhi F., Abdelhalim K., Serletis D., Carlen P.L., Genov R., The 128-Channel Fully Differential Digital Integrated Neural Recording and Stimulation Interface, in IEEE Transactions on Biomedical Circuits and Systems 4 (3) (2010), 149-161.

[3] Schalk G., Leuthardt E.C., Brain-Computer Interfaces Using Electrocorticographic Signals, IEEE Reviews in Biomedical Engineering 4 (2011), 140-154.

[4] Wattanapanitch W., Sarpeshkar R., A Low-Power 32-Channel Digitally Programmable Neural Recording Integrated Circuit, IEEE Transactions on Biomedical Circuits and Systems 5(6) (2011), 592-602.

[5] Agah A., Vleugels K., Griffin P.B., Ronaghi M., Plummer J.D., Wooley B.A., A High-Resolution Low-Power Incremental $Sigma Delta$ ADC With Extended Range for Biosensor Arrays, in IEEE Journal of Solid-State Circuits, 45 (6) (2010), 1099-1110.

[6] Mirbozorgi S.A., Bahrami H., Sawan M., Rusch L.A., Gosselin B., A Single-Chip Full-Duplex High Speed Transceiver for Multi-Site Stimulating and Recording Neural Implants, IEEE Transactions on Biomedical Circuits and Systems 10(3) (2016), 643-653.

[7] Zou X., Liu L., Cheong J.H., Yao L., Li P., Cheng M.Y., Goh W.L., Rajkumar R., Dawe G.S., Cheng K.W., Je M., A 100-

channel 1-mW implantable neural recording IC, IEEE Transactions on Circuits and Systems I: Regular Papers 60(10) (2013), 2584-2596.

[8] Lee S.B., Lee H.M., Kiani M., Jow U.M., Ghovanloo M., An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications, IEEE Transactions on Biomedical Circuits and Systems 4(6) (2010), 360-371.

[9] Roh J., Byun S., Choi Y., Roh H., Kim Y.G., Kwon J.K., A 0.9-V 60-μW 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range, IEEE Journal of Solid-State Circuits 43(2) (2008), 361-370.

[10] Surendar, A., Arun, M., Basha, A.M. “Micro sequence identification of bioinformatics data using pattern mining techniques in FPGA hardware implementation” (2016), Asian Journal of Information Technology, 15 (1), pp. 76-81.

[11] Panchumarthi, G.P., Surendar,A.”A review article on Fin-FET based self-checking full adders”,(2017) Journal of Advanced Research in Dynamical and Control Systems, 9 (4), 8 p.

[12] El-Masry T.E. E., El-Dib D.A., High precision clock less ADC using wavelet neural network, 28th International Conference on Microelectronics (2016), 365-368.

[13] Chen J.M., Huang P.T., Wu S.L., Hwang W., Chuang C.T., Area-power-efficient 11-bit hybrid dual-Vdd ADC with self-calibration for neural sensing application, 29th IEEE International System-on-Chip Conference (2016), 18-23.

[14] Rezaei M., Maghsoudloo E., Sawan M., Gosselin B., A novel multichannel analog-to-time converter based on a multiplexed sigma delta converter, IEEE 13th International New Circuits and Systems Conference (2015), 1-4.

[15] Pavan S., Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators, IEEE Transactions on Circuits and Systems II: Express Briefs, 55(11) (2008),1119-1123.